Search for: All records

Identifying spatiotemporal differences in brain functional dynamics corresponding to two tasks is critical for understanding how specific neural processes contribute to distinct tasks or cognitive functions. Traditional methods rely on imposing assumptions and limits on the location and timing of activities, while machine-learning-based methods generally lack offering interpretable insights. This highlights the need for new data-driven approaches to capture spatial and temporal differences in brain activity between two tasks, while also providing interpretable explanations of the neural processes underlying these differences. In this work, we formulate the problem of finding the spatial and temporal differences in the dynamics of brain function corresponding to two motor imagery (MI) tasks (left hand movement vs right hand movement) as a discriminative discrete basis problem (DDBP). We apply the data-driven asymmetric discriminative associative algorithm (ADASSO) to EEG data collected during these tasks to uncover the key functional components of the brain’s functional dynamics that differentiate between them. Results suggest that hand movements are strongly associated with high confidence activation in the motor cortex, verifying the effectiveness of the ADASSO algorithm in identifying the location and timing of cortical activities that distinguish between the two task classes. 

Electromagnetic (EM) fields have been extensively studied as potent side-channel tools for testing the security of hardware implementations. In this work, a low-cost side-channel disassembler that uses fine-grained EM signals to predict a program's execution trace with high accuracy is proposed. Unlike conventional side-channel disassemblers, the proposed disassembler does not require extensive randomized instantiations of instructions to profile them, instead relying on leakage-model-informed sub-sampling of potential architectural states resulting from instruction execution, which is further augmented by using a structured hierarchical approach. The proposed disassembler consists of two phases: (i) In the feature-selection phase, signals are collected with a relatively small EM probe, performing high-resolution scans near the chip surface, as profiling codes are executed. The measured signals from the numerous probe configurations are compiled into a hierarchical database by storing the min-max envelopes of the probed EM fields and differential signals derived from them, a novel dimension that increases the potency of the analysis. The envelope-to-envelope distances are evaluated throughout the hierarchy to identify optimal measurement configurations that maximize the distance between each pair of instruction classes. (ii) In the classification phase, signals measured for unknown instructions using optimal measurement configurations identified in the first phase are compared to the envelopes stored in the database to perform binary classification with majority voting, identifying candidate instruction classes at each hierarchical stage. Both phases of the disassembler rely on a four-stage hierarchical grouping of instructions by their length, size, operands, and functions. The proposed disassembler is shown to recover ∼97–99% of instructions from several test and application benchmark programs executed on the AT89S51 microcontroller.